National Semiconductor

ADC0801/ADC0802/ADC0803/ADC0804/ADC0805 8-Bit μP Compatible A/D Converters

General Description

The ADC0801, ADC0802, ADC0803, ADC0804 and ADC0805 are CMOS 8-bit successive approximation A/D converters that use a differential potentiometric ladder—similar to the 256R products. These converters are designed to allow operation with the NSC800 and INS8080A derivative control bus with TRI-STATE® output latches directly driving the data bus. These A/Ds appear like memory locations or I/O ports to the microprocessor and no interfacing logic is needed.

Differential analog voltage inputs allow increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

Features


- Compatible with 8080 µP derivatives—no interfacing logic needed access time 135 ns
- Easy interface to all microprocessors, or operates "stand alone"

- Differential analog voltage inputs
- Logic inputs and outputs meet both MOS and TTL voltage level specifications
- Works with 2.5V (LM336) voltage reference
- On-chip clock generator
- OV to 5V analog input voltage range with single 5V supply
- No zero adjust required
- 0.3" standard width 20-pin DIP package
- 20-pin molded chip carrier or small outline package
- Operates ratiometrically or with 5 V_{DC}, 2.5 V_{DC}, or analog span adjusted voltage reference

Key Specifications

- Resolution
- Total error
- Conversion time
- \pm 1/4 LSB, \pm 1/2 LSB and \pm 1 LSB 100 μs

8 bits



TRI-STATE® is a registered trademark of National Semiconductor Corp. Z-80® is a registered trademark of Zilog Corp.

TL/H/5671-31

©1995 National Semiconductor Corporation TL/H/5671

RRD-B30M115/Printed in U. S. A.

ADC0801/ADC0802/ADC0803/ADC0804/ADC0805 8-Bit µP Compatible A/D Converters

December 1994

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage (V_{CC}) (Note 3) 6.5V

Storage Temperature Range -65°C to $+150^\circ\text{C}$ Package Dissipation at T_A = 25°C 875 mW ESD Susceptibility (Note 10) 800V

Operating Ratings (Notes 1 & 2)

Voltage		Operating Ratings (Note	es 1 & 2)
Logic Control Inputs At Other Input and Outputs Lead Temp. (Soldering, 10 seconds)	-0.3V to +18V -0.3V to (V _{CC} +0.3V)	Temperature Range ADC0801/02LJ, ADC0802LJ/883	$T_{MIN} \le T_A \le T_{MAX}$
Dual-In-Line Package (plastic) Dual-In-Line Package (ceramic)	260°C 300°C	ADC0801/02/03/04LCJ ADC0801/02/03/05LCN ADC0804LCN	$-40^{\circ}C \le T_A \le +85^{\circ}C$ $-40^{\circ}C \le T_A \le +85^{\circ}C$ $0^{\circ}C \le T_A \le +30^{\circ}C$
Surface Mount Package Vapor Phase (60 seconds) Infrared (15 seconds)	215°C 220°C	ADC0804LCN ADC0802/03/04LCV ADC0802/03/04LCWM Range of V _{CC}	$\begin{array}{c} 0^{\circ}C\!\leq\!T_{A}\!\leq\!+70^{\circ}C\\ 0^{\circ}C\!\leq\!T_{A}\!\leq\!+70^{\circ}C\\ 0^{\circ}C\!\leq\!T_{A}\!\leq\!+70^{\circ}C\\ 4.5\ V_{DC}\ to\ 6.3\ V_{DC} \end{array}$

Electrical Characteristics

Capacitance (Data Buffers)

Logical "1" Input Voltage (Except Pin 4 CLK IN)

V_{IN} (1)

Voltage

The following specifications apply for V_{CC}=5 V_{DC}, T_{MIN} \leq T_A \leq T_{MAX} and f_{CLK}=640 kHz unless otherwise specified.

Parameter			Conditions Min		-	Гур	Max	Unit
ADC0801:	Total Adjusted Error (Note 8)		ull-Scale Adj. ection 2.5.2)				± 1⁄4	LSB
ADC0802:	Total Unadjusted Error (Note 8)	V _{REF} /2=2.500 V _{DC}					± 1/2	LSB
ADC0803:	Total Adjusted Error (Note 8)		ull-Scale Adj. ection 2.5.2)				± 1/2	LSB
ADC0804:	Total Unadjusted Error (Note 8)	V _{REF} /	2=2.500 V _{DC}				±1	LSB
ADC0805:	Total Unadjusted Error (Note 8)	V _{REF} /	2-No Connection				±1	LSE
V _{REF} /2 Inp	out Resistance (Pin 9)		801/02/03/05 804 (Note 9)	2.5 0.75		8.0 1.1		kΩ kΩ
Analog Inp	ut Voltage Range	(Note 4	4) V(+) or V(-)	Gnd-0.05		$V_{CC} + 0.05$	VDC	
DC Commo	on-Mode Error	Over A Range	nalog Input Voltage	± 1/ ₁₆		= 1⁄16	± 1⁄8	LSE
Power Sup	ply Sensitivity	Allowe	$V_{CC} = 5 V_{DC} \pm 10\%$ Over Allowed $V_{IN}(+)$ and $V_{IN}(-)$ Voltage Range (Note 4)		_ =	= 1⁄16	± 1⁄8	LSE
Symbol	ring specifications apply for V _{CC} = Parameter	o v DC ai	Conditions		Min	Тур	Max	Units
Tc	Conversion Time		f _{CLK} =640 kHz (Note	(6)		- 71		
T _C	Conversion Time			(0)	103		114	μS
fCLK			(Note 5, 6)	30)	103 66		114 73	μs 1/f _{Cl}
CR	Clock Frequency Clock Duty Cycle			30)		640		
		ng	(Note 5, 6) V _{CC} =5V, (Note 5)		66 100	640	73 1460	1/f _{CL} kHz %
t _{W(WR)L}	Clock Duty Cycle Conversion Rate in Free-Runni		(Note 5, 6) V _{CC} = 5V, (Note 5) (Note 5) INTR tied to WR with		66 100 40	640	73 1460 60	1/f _{CL} kHz %
^t W(WR)L t _{ACC}	Clock Duty Cycle Conversion Rate in Free-Runni Mode	Width)	$(Note 5, 6)$ $V_{CC} = 5V, (Note 5)$ $(Note 5)$ $INTR tied to WR with$ $\overline{CS} = 0 V_{DC}, f_{CLK} = 6$		66 100 40 8770	640	73 1460 60	1/f _{CL} kHz % conv/
t _{W(WR)L} t _{ACC} t _{1H} , t _{0H}	Clock Duty Cycle Conversion Rate in Free-Runni Mode Width of WR Input (Start Pulse Access Time (Delay from Fallin	Width)	$\begin{array}{c} (\text{Note 5, 6}) \\ V_{CC} = 5V, (\text{Note 5}) \\ (\text{Note 5}) \\ \hline \\ $	40 kHz	66 100 40 8770		73 1460 60 9708	1/f _{CL} kHz % conv/
tACC	Clock Duty Cycle Conversion Rate in Free-Runni Mode Width of WR Input (Start Pulse Access Time (Delay from Fallin Edge of RD to Output Data Val TRI-STATE Control (Delay from Rising Edge of RD to	Width)	$\begin{array}{c} (\text{Note 5, 6}) \\ \text{V}_{\text{CC}} = 5\text{V}, (\text{Note 5}) \\ (\text{Note 5}) \\ \hline \\ \hline \hline \text{CS} = 0 \text{ V}_{\text{DC}}, \text{f}_{\text{CLK}} = 6 \\ \hline \hline \hline \text{CS} = 0 \text{ V}_{\text{DC}} (\text{Note 7}) \\ \text{C}_{\text{L}} = 100 \text{ pF} \\ \hline \\ $	40 kHz	66 100 40 8770	135	73 1460 60 9708 200	1/f _{CL} kHz % conv/ ns ns
t _{ACC} t _{1H} , t _{0H}	Clock Duty Cycle Conversion Rate in Free-Runni Mode Width of WR Input (Start Pulse Access Time (Delay from Fallin Edge of RD to Output Data Val TRI-STATE Control (Delay from Rising Edge of RD to Hi-Z State) Delay from Falling Edge	Width)	$\begin{array}{c} (\text{Note 5, 6}) \\ \text{V}_{\text{CC}} = 5\text{V}, (\text{Note 5}) \\ (\text{Note 5}) \\ \hline \\ \hline \hline \text{CS} = 0 \text{ V}_{\text{DC}}, \text{f}_{\text{CLK}} = 6 \\ \hline \hline \hline \text{CS} = 0 \text{ V}_{\text{DC}} (\text{Note 7}) \\ \text{C}_{\text{L}} = 100 \text{ pF} \\ \hline \\ $	40 kHz	66 100 40 8770	135 125	73 1460 60 9708 200 200	1/f _{CLI} kHz % conv/ ns ns

 $V_{CC} = 5.25 V_{DC}$


2.0


15


V_{DC}


CONTROL INPUTS [Note: CLK IN (Pin 4) is the input of a Schmitt trigger circuit and is therefore specified separately]

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
CONTROL	INPUTS [Note: CLK IN (Pin 4) is the	input of a Schmitt trigger circuit and	is therefor	e specified se	parately]	
V _{IN} (0)	Logical "0" Input Voltage (Except Pin 4 CLK IN)	V _{CC} =4.75 V _{DC}			0.8	V _{DC}
I _{IN} (1)	Logical "1" Input Current (All Inputs)	V _{IN} =5 V _{DC}		0.005	1	μA _{DC}
I _{IN} (0)	Logical "0" Input Current (All Inputs)	V _{IN} =0 V _{DC}	-1	-0.005		μΑ _{DC}
CLOCK IN A	AND CLOCK R					
V _T +	CLK IN (Pin 4) Positive Going Threshold Voltage		2.7	3.1	3.5	V _{DC}
V _T -	CLK IN (Pin 4) Negative Going Threshold Voltage		1.5	1.8	2.1	V _{DC}
V _H	CLK IN (Pin 4) Hysteresis (V _T +)-(V _T -)		0.6	1.3	2.0	V _{DC}
V _{OUT} (0)	Logical "0" CLK R Output Voltage	I _O =360 μA V _{CC} =4.75 V _{DC}			0.4	V _{DC}
V _{OUT} (1)	Logical "1" CLK R Output Voltage	$I_{O} = -360 \ \mu A$ $V_{CC} = 4.75 \ V_{DC}$	2.4			V _{DC}
DATA OUT	PUTS AND INTR		,			
V _{OUT} (0)	Logical ''0'' Output Voltage Data Outputs INTR Output	$I_{OUT} = 1.6 \text{ mA}, V_{CC} = 4.75 V_{DC}$ $I_{OUT} = 1.0 \text{ mA}, V_{CC} = 4.75 V_{DC}$			0.4 0.4	V _{DC} V _{DC}
V _{OUT} (1)	Logical "1" Output Voltage	$I_0 = -360 \ \mu A, V_{CC} = 4.75 \ V_{DC}$	2.4			V _{DC}
V _{OUT} (1)	Logical "1" Output Voltage	$I_0 = -10 \ \mu A, V_{CC} = 4.75 \ V_{DC}$	4.5			V _{DC}
IOUT	TRI-STATE Disabled Output Leakage (All Data Buffers)	$V_{OUT} = 0 V_{DC}$ $V_{OUT} = 5 V_{DC}$	-3		3	μΑ _{DC} μΑ _{DC}
SOURCE		V _{OUT} Short to Gnd, T _A =25°C	4.5	6		mA _{DC}
ISINK		V _{OUT} Short to V _{CC} , T _A =25°C	9.0	16		mA _{DC}
POWER SU	IPPLY					
lcc	Supply Current (Includes Ladder Current)	$f_{CLK} = 640 \text{ kHz},$ $V_{REF}/2 = \text{NC}, T_A = 25^{\circ}\text{C}$ and $\overline{CS} = 5\text{V}$				
	ADC0801/02/03/04LCJ/05 ADC0804LCN/LCV/LCWM			1.1 1.9	1.8 2.5	mA mA
Note 2: All vol Note 3: A zene Note 4: For V _{II} conduct for an- spec allows 50 code will be cc variations, initia Note 5: Accura extended so lo Note 6: With a start request is Note 7: The Ĉt the converter i Note 8: None	ar diode exists, internally, from V _{CC} to Gnd at $_{N}(-) \ge V_{IN}(+)$ the digital output code will be alog input voltages one diode drop below ground indog inputs (5V) can cause this input diode to 0 wV forward bias of either diode. This mean prrect. To achieve an absolute 0 V _{DC} to 5 V _E al tolerance and loading. Acy is guaranteed at f _{CLK} = 640 kHz. At high ong as the minimum clock high time interval or a synchronous start pulse, up to 8 clock per is internally latched, see <i>Figure 2</i> and section 5 input is assumed to bracket the WFR strobe n a reset mode and the start of conversion i of these A/Ds requires a zero adjust (see see	less otherwise specified. The separate A Gnd and has a typical breakdown voltage of 7 V _{DC} . 0000 0000. Two on-chip diodes are tied to e und or one diode drop greater than the VCC st o conduct-especially at elevated temperatures s that as long as the analog VIN does not exc CC input voltage range will therefore require a ner clock frequencies accuracy can degrade. I rominimum clock low time interval is no less ti iods may be required before the internal clock 2.0. input and therefore timing is dependent on the s initiated by the low to high transition of the V accion 2.5.1). To obtain zero code at other ana or divider connected from VCC to ground. In	ach analog in upply. Be care s, and cause e eed the supp eed the supp for lower cloc han 275 ns. phases are p WR pulse wi WR pulse (see log input volt	put (see block dia ful, during testing roros for analog in ly voltage by mor- oly voltage of 4.90 k frequencies, the roper to start the ath. An arbitrarily e timing diagrams ages see section	agram) which 1 at low V _C le puts near full e than 50 mV, 50 V _{DC} over to a duty cycle lir conversion pr wide pulse wid). 2.5 and <i>Figure</i>	vels (4.5V) -scale. The the output emperature nits can be ocess. The th will hole <i>a 5</i> .
























Typical Applications (Continued)






Note 1: Oversample whenever possible [keep fs $>2\ell(-60)]$ to eliminate input frequency folding (aliasing) and to allow for the skirt response of the filter.

Note 2: Consider the amplitude errors which are introduced within the passband of the filter.

70% Power Savings by Clock Gating



Functional Description


1.0 UNDERSTANDING A/D ERROR SPECS

A perfect A/D transfer characteristic (staircase waveform) is shown in *Figure 1a*. The horizontal scale is analog input voltage and the particular points labeled are in steps of 1 LSB (19.53 mV with 2.5V tied to the V_{REF}/2 pin). The digital output codes that correspond to these inputs are shown as D-1, D, and D+1. For the perfect A/D, not only will centervalue (A-1, A, A+1,) analog inputs produce the correct output ditigal codes, but also each riser (the transitions between adjacent output codes) will be located ± 1/2 LSB away from each center-value. As shown, the risers are ideal and have no width. Correct digital output codes will be provided for a range of analog input voltages that extend ± 1/2 LSB from the ideal center-values. Each tread (the range of analog input voltage that provides the same digital output code) is therefore 1 LSB wide.

Figure 1b shows a worst case error plot for the ADC0801. All center-valued inputs are guaranteed to produce the correct output codes and the adjacent risers are guaranteed to be no closer to the center-value points than $\pm \frac{1}{4}$ LSB. In other words, if we apply an analog input equal to the centervalue $\pm 1/4$ LSB, we guarantee that the A/D will produce the correct digital code. The maximum range of the position of the code transition is indicated by the horizontal arrow and it is guaranteed to be no more than 1/2 LSB.

The error curve of *Figure 1c* shows a worst case error plot for the ADC0802. Here we guarantee that if we apply an analog input equal to the LSB analog voltage center-value the A/D will produce the correct digital code.

Next to each transfer function is shown the corresponding error plot. Many people may be more familiar with error plots than transfer functions. The analog input voltage to the A/D is provided by either a linear ramp or by the discrete output steps of a high resolution DAC. Notice that the error is continuously displayed and includes the quantization uncertainty of the A/D. For example the error at point 1 of *Figure 1a* is +1/2 LSB because the digital code appeared 1/2 LSB in advance of the center-value of the tread. The error plots always have a constant negative slope and the abrupt upside steps are always 1 LSB in magnitude.




2.0 FUNCTIONAL DESCRIPTION

The ADC0801 series contains a circuit equivalent of the 256R network. Analog switches are sequenced by successive approximation logic to match the analog difference input voltage $[V_{\rm IN}(+) - V_{\rm IN}(-)]$ to a corresponding tap on the R network. The most significant bit is tested first and after 8 comparisons (64 clock cycles) a digital 8-bit binary code (1111 1111 = full-scale) is transferred to an output latch and then an interrupt is asserted (INTR makes a high-to-low transition). A conversion in process can be interrupted by issuing a second start command. The device may be operated in the free-running mode by connecting INTR to the WR input with $\overline{\rm CS}$ = 0. To ensure start-up under all possible conditions, an external $\overline{\rm WR}$ pulse is required during the first power-up cycle.

On the high-to-low transition of the $\overline{\rm WR}$ input the internal SAR latches and the shift register stages are reset. As long as the $\overline{\rm CS}$ input and $\overline{\rm WR}$ input remain low, the A/D will remain in a reset state. *Conversion will start from 1 to 8 clock periods after at least one of these inputs makes a low-to-high transition.*

A functional diagram of the A/D converter is shown in *Figure 2*. All of the package pinouts are shown and the major logic control paths are drawn in heavier weight lines.

The converter is started by having $\overline{\text{CS}}$ and $\overline{\text{WR}}$ simultaneously low. This sets the start flip-flop (F/F) and the resulting "1" level resets the 8-bit shift register, resets the Interrupt (INTR) F/F and inputs a "1" to the D flop, F/F1, which is at the input end of the 8-bit shift register. Internal clock signals then transfer this "1" to the Q output of F/F1. The AND gate, G1, combines this "1" output with a clock signal to provide a reset signal to the start F/F. If the set signal is no longer present (either \overline{WR} or \overline{CS} is a "1") the start F/F is reset and the 8-bit shift register then can have the "1" clocked in, which starts the conversion process. If the set signal were to still be present, this reset pulse would have no effect (both outputs of the start F/F would momentarily be at a "1" level) and the 8-bit shift register would continue to be held in the reset mode. This logic therefore allows for wide $\overline{\text{CS}}$ and $\overline{\text{WR}}$ signals and the converter will start after at least one of these signals returns high and the internal clocks again provide a reset signal for the start F/F.



After the "1" is clocked through the 8-bit shift register (which completes the SAR search) it appears as the input to the D-type latch, LATCH 1. As soon as this "1" is output from the shift register, the AND gate, G2, causes the new digital word to transfer to the TRI-STATE output latches. When LATCH 1 is subsequently enabled, the Q output makes a high-to-low transition which causes the INTR F/F to set. An inverting buffer then supplies the $\overline{\rm INTR}$ input signal.

Note that this $\overline{\text{SET}}$ control of the INTR F/F remains low for 8 of the external clock periods (as the internal clocks run at $1/_{6}$ of the frequency of the external clock). If the data output is continuously enabled ($\overline{\text{CS}}$ and $\overline{\text{RD}}$ both held low), the INTR output will still signal the end of conversion (by a high-to-low transition), because the $\overline{\text{SET}}$ input can control the Q output of the INTR F/F even though the RESET input is constantly at a "1" level in this operating mode. This INTR output will therefore stay low for the duration of the $\overline{\text{SET}}$ signal, which is 8 periods of the external clock frequency (assuming the A/D is not started during this interval).

When operating in the free-running or continuous conversion mode (INTR pin tied to \overline{WR} and \overline{CS} wired low—see also section 2.8), the START F/F is SET by the high-to-low transition of the INTR signal. This resets the SHIFT REGISTER which causes the input to the D-type latch, LATCH 1, to go low. As the latch enable input is still present, the \overline{Q} output will go high, which then allows the INTR F/F to be RESET. This reduces the width of the resulting \overline{INTR} output pulse to only a few propagation delays (approximately 300 ns).

When data is to be read, the combination of both $\overline{\text{CS}}$ and $\overline{\text{RD}}$ being low will cause the INTR F/F to be reset and the TRI-STATE output latches will be enabled to provide the 8-bit digital outputs.

2.1 Digital Control Inputs

The digital control inputs (\overline{CS} , \overline{RD} , and \overline{WR}) meet standard T²L logic voltage levels. These signals have been renamed when compared to the standard A/D Start and Output Enable labels. In addition, these inputs are active low to allow an easy interface to microprocessor control busses. For non-microprocessor based applications, the \overline{CS} input (pin 1) can be grounded and the standard A/D Start function is obtained by an active low pulse applied at the \overline{WR} input (pin 3) and the Output Enable function is caused by an active low pulse at the \overline{RD} input (pin 2).

2.2 Analog Differential Voltage Inputs and Common-Mode Rejection

This A/D has additional applications flexibility due to the analog differential voltage input. The V_{IN}(-) input (pin 7) can be used to automatically subtract a fixed voltage value from the input reading (tare correction). This is also useful in 4 mA-20 mA current loop conversion. In addition, common-mode noise can be reduced by use of the differential input. The time interval between sampling V_{IN}(+) and V_{IN}(-) is 4 $\frac{1}{2}$ clock periods. The maximum error voltage due to this

slight time difference between the input voltage samples is given by:

$$\Delta V_{e}(MAX) = (V_{P}) (2\pi f_{CM}) \left(\frac{4.5}{f_{CLK}}\right),$$

where:

 ΔV_e is the error voltage due to sampling delay

V_P is the peak value of the common-mode voltage

fcm is the common-mode frequency

As an example, to keep this error to 1_4 LSB (~ 5 mV) when operating with a 60 Hz common-mode frequency, $f_{\rm Cm}$, and using a 640 kHz A/D clock, $f_{\rm CLK}$, would allow a peak value of the common-mode voltage, Vp, which is given by:

$$V_{\mathsf{P}} = \frac{\left[\Delta V_{\mathsf{e}(\mathsf{MAX})} \left(\mathsf{f}_{\mathsf{CLK}}\right)\right]}{(2\pi \mathsf{f}_{\mathsf{CM}}) (4.5)}$$

or

$$V_{\mathsf{P}} = \frac{(5 \times 10^{-3}) \,(640 \times 10^{3})}{(6.28) \,(60) \,(4.5)}$$

which gives $V_P \cong 1.9V_2$

The allowed range of analog input voltages usually places more severe restrictions on input common-mode noise levels.


An analog input voltage with a reduced span and a relatively large zero offset can be handled easily by making use of the differential input (see section 2.4 Reference Voltage).

2.3 Analog Inputs

2.3.1 Input Current

Normal Mode

Due to the internal switching action, displacement currents will flow at the analog inputs. This is due to on-chip stray capacitance to ground as shown in *Figure 3*.



The voltage on this capacitance is switched and will result in currents entering the $V_{IN}(+)$ input pin and leaving the $V_{IN}(-)$ input which will depend on the analog differential input voltage levels. These current transients occur at the leading edge of the internal clocks. They rapidly decay and do not cause errors as the on-chip comparator is strobed at the end of the clock period.

Fault Mode

If the voltage source applied to the V_{IN}(+) or V_{IN}(-) pin exceeds the allowed operating range of V_{CC}+50 mV, large input currents can flow through a parasitic diode to the V_{CC} pin. If these currents can exceed the 1 mA max allowed spec, an external diode (1N914) should be added to bypass this current to the V_{CC} pin (with the current bypassed with this diode, the voltage at the V_{IN}(+) pin can exceed the V_{CC} voltage by the forward voltage of this diode).

2.3.2 Input Bypass Capacitors

Bypass capacitors at the inputs will average these charges and cause a DC current to flow through the output resistances of the analog signal sources. This charge pumping action is worse for continuous conversions with the $V_{IN}(+)$ input voltage at full-scale. For continuous conversions with a 640 kHz clock frequency with the $V_{IN}(+)$ input at 5V, this DC current is at a maximum of approximately 5 µA. Therefore, bypass capacitors should not be used at the analog inputs or the V_{REF}/2 pin for high resistance sources (> 1 kΩ). If input bypass capacitors are necessary for noise filtering and high source resistance is desirable to minimize capacitor size, the detrimental effects of the voltage drop across this input resistance, which is due to the average value of the input current, can be eliminated with a full-scale adjustment while the given source resistor and input bypass capacitor are both in place. This is possible because the average value of the input current is a precise linear function of the differential input voltage.

2.3.3 Input Source Resistance

Large values of source resistance where an input bypass capacitor is not used, *will not cause errors* as the input currents settle out prior to the comparison time. If a low pass filter is required in the system, use a low valued series resistor ($\leq 1~\mathrm{k}\Omega$) for a passive RC section or add an op amp RC active low pass filter. For low source resistance applications, ($\leq 1~\mathrm{k}\Omega$), a 0.1 $\mu\mathrm{F}$ bypass capacitor at the inputs will prevent noise pickup due to series lead inductance of a long wire. A 100 Ω series resistor can be used to isolate this capacitor—both the R and C are placed outside the feedback loop—from the output of an op amp, if used.


2.3.4 Noise

The leads to the analog inputs (pin 6 and 7) should be kept as short as possible to minimize input noise coupling. Both noise and undesired digital clock coupling to these inputs can cause system errors. The source resistance for these inputs should, in general, be kept below $5 \text{ k}\Omega$. Larger values of source resistance can cause undesired system noise pickup. Input bypass capacitors, placed from the analog inputs to ground, will eliminate system noise pickup but can create analog scale errors as these capacitors will average the transient input switching currents of the A/D (see section 2.3.1). This scale error depends on both a large source resistance and the use of an input bypass capacitor. This error can be eliminated by doing a full-scale adjustment of the A/D (adjust $V_{\text{REF}}/2$ for a proper full-scale reading—see section 2.5.2 on Full-Scale Adjustment) with the source resistance and input bypass capacitor in place.

2.4 Reference Voltage

2.4.1 Span Adjust

For maximum applications flexibility, these A/Ds have been designed to accommodate a 5 V_{DC} , 2.5 V_{DC} or an adjusted voltage reference. This has been achieved in the design of the IC as shown in *Figure 4*.





Notice that the reference voltage for the IC is either $\frac{1}{2}$ of the voltage applied to the V_{CC} supply pin, or is equal to the voltage that is externally forced at the V_{REF}/2 pin. This allows for a ratiometric voltage reference using the V_{CC} supply, a 5 V_{DC} reference voltage can be used for the V_{CC} supply or a voltage less than 2.5 V_{DC} can be applied to the V_{REF}/2 input for increased application flexibility. The internal gain to the V_{REF}/2 input is 2, making the full-scale differential input voltage twice the voltage at pin 9.

An example of the use of an adjusted reference voltage is to accommodate a reduced span—or dynamic voltage range of the analog input voltage. If the analog input voltage were to range from 0.5 V_{DC} to 3.5 V_{DC}, instead of 0V to 5 V_{DC} applied to the V_{IN}(–) pin to absorb the offset, the reference voltage can be made equal to $\frac{1}{2}$ of the 3V span or 1.5 V_{DC}. The A/D now will encode the V_{IN}(+) signal from 0.5V to 3.5 V_{DC} input corresponding to full-scale. The full 8 bits of resolution are therefore applied over this reduced analog input voltage range.




FIGURE 5. Adapting the A/D Analog Input Voltages to Match an Arbitrary Input Signal Range

2.4.2 Reference Accuracy Requirements

The converter can be operated in a ratiometric mode or an absolute mode. In ratiometric converter applications, the magnitude of the reference voltage is a factor in both the output of the source transducer and the output of the A/D converter and therefore cancels out in the final digital output code. The ADC0805 is specified particularly for use in ratiometric applications with no adjustments required. In absolute conversion applications, both the initial value and the temperature stability of the reference voltage are important factors in the accuracy of the A/D converter. For $V_{\text{REF}}/2$ voltages of 2.4 V_{DC} nominal value, initial errors of $\pm\,10$ mV_{DC} will cause conversion errors of $\pm\,1$ LSB due to the gain of 2 of the V_{REF}/2 input. In reduced span applications, the initial value and the stability of the VBEE/2 input voltage become even more important. For example, if the span is reduced to 2.5V, the analog input LSB voltage value is correspondingly reduced from 20 mV (5V span) to 10 mV and 1 LSB at the V_{REF}/2 input becomes 5 mV. As can be seen, this reduces the allowed initial tolerance of the reference voltage and requires correspondingly less absolute change with temperature variations. Note that spans smaller than 2.5V place even tighter requirements on the initial accuracy and stability of the reference source.

In general, the magnitude of the reference voltage will require an initial adjustment. Errors due to an improper value of reference voltage appear as full-scale errors in the A/D transfer function. IC voltage regulators may be used for references if the ambient temperature changes are not excessive. The LM336B 2.5V IC reference diode (from National Semiconductor) has a temperature stability of 1.8 mV typ (6 mV max) over $0^{\circ}C \leq T_{A} \leq +70^{\circ}C$. Other temperature range parts are also available.

2.5 Errors and Reference Voltage Adjustments

2.5.1 Zero Error

The zero of the A/D does not require adjustment. If the minimum analog input voltage value, $V_{\rm IN(MIN)}$, is not ground, a zero offset can be done. The converter can be made to output 0000 0000 digital code for this minimum input voltage by biasing the A/D $V_{\rm IN}(-)$ input at this $V_{\rm IN(MIN)}$ value (see Applications section). This utilizes the differential mode operation of the A/D.

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V_{IN} (-) input and applying a small magnitude positive voltage to the V_{IN} (+) input. Zero error is the difference between the actual DC input voltage that is necessary to just cause an output digital code transition from 0000 0000 to 0000 0001 and the ideal 1^{\prime}_{2} LSB value (1^{\prime}_{2} LSB = 9.8 mV for V_{RFF}/2=2.500 V_{DC}).

2.5.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage that is $1\prime_2$ LSB less than the desired analog full-scale voltage range and then adjusting the magnitude of the V_{REF}/2 input (pin 9 or the V_{CC} supply if pin 9 is not used) for a digital output code that is just changing from 1111 1110 to 1111 1111.

2.5.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal that does not go to ground) this new zero reference should be properly adjusted first. A V_{IN}(+) voltage that equals this desired zero reference plus 1/2 LSB (where the LSB is calculated for the desired analog span, 1 LSB = analog span/256) is applied to pin 6 and the zero reference voltage at pin 7 should then be adjusted to just obtain the 00_{HEX} to 01_{HEX} code transition.

The full-scale adjustment should then be made (with the proper V_{IN}(-) voltage applied) by forcing a voltage to the V_{IN}(+) input which is given by:

$$V_{\text{IN}}$$
 (+) fs adj = V_{MAX} - 1.5 $\left[\frac{(V_{\text{MAX}} - V_{\text{MIN}})}{256}\right]$

where:

 $V_{\mbox{MAX}}{=}\mbox{The high end of the analog input range}$ and

 $V_{MIN}\!=\!$ the low end (the offset zero) of the analog range. (Both are ground referenced.)

The $V_{REF}/2$ (or $V_{CC})$ voltage is then adjusted to provide a code change from ${\sf FE}_{HEX}$ to ${\sf FF}_{HEX}.$ This completes the adjustment procedure.

2.6 Clocking Option

The clock for the A/D can be derived from the CPU clock or an external RC can be added to provide self-clocking. The CLK IN (pin 4) makes use of a Schmitt trigger as shown in *Figure 6*.




FIGURE 6. Self-Clocking the A/D

Heavy capacitive or DC loading of the clock R pin should be avoided as this will disturb normal converter operation. Loads less than 50 pF, such as driving up to 7 A/D converter clock inputs from a single clock R pin of 1 converter, are allowed. For larger clock line loading, a CMOS or low power TTL buffer or PNP input logic should be used to minimize the loading on the clock R pin (do not use a standard TTL buffer).

2.7 Restart During a Conversion

If the A/D is restarted (\overline{CS} and \overline{WR} go low and return high) during a conversion, the converter is reset and a new conversion is started. The output data latch is not updated if the

conversion in process is not allowed to be completed, therefore the data of the previous conversion remains in this latch. The $\overline{\text{INTR}}$ output simply remains at the "1" level.

2.8 Continuous Conversions

For operation in the free-running mode an initializing pulse should be used, following power-up, to ensure circuit operation. In this application, the \overline{CS} input is grounded and the \overline{WR} input is tied to the \overline{INTR} output. This \overline{WR} and \overline{INTR} node should be momentarily forced to logic low following a power-up cycle to guarantee operation.

2.9 Driving the Data Bus

This MOS A/D, like MOS microprocessors and memories, will require a bus driver when the total capacitance of the data bus gets large. Other circuitry, which is tied to the data bus, will add to the total capacitive loading, even in TRI-STATE (high impedance mode). Backplane bussing also greatly adds to the stray capacitance of the data bus.

There are some alternatives available to the designer to handle this problem. Basically, the capacitive loading of the data bus slows down the response time, even though DC specifications are still met. For systems operating with a relatively slow CPU clock frequency, more time is available in which to establish proper logic levels on the bus and therefore higher capacitive loads can be driven (see typical characteristics curves).

At higher CPU clock frequencies time can be extended for I/O reads (and/or writes) by inserting wait states (8080) or using clock extending circuits (6800).

Finally, if time is short and capacitive loading is high, external bus drivers must be used. These can be TRI-STATE buffers (low power Schottky such as the DM74LS240 series is recommended) or special higher drive current products which are designed as bus drivers. High current bipolar bus drivers with PNP inputs are recommended.

2.10 Power Supplies

Noise spikes on the V_{CC} supply line can cause conversion errors as the comparator will respond to this noise. A low inductance tantalum filter capacitor should be used close to the converter V_{CC} pin and values of 1 μ F or greater are recommended. If an unregulated voltage is available in the system, a separate LM340LAZ-5.0, TO-92, 5V voltage regulator for the converter (and other analog circuitry) will greatly reduce digital noise on the V_{CC} supply.

2.11 Wiring and Hook-Up Precautions

Standard digital wire wrap sockets are not satisfactory for breadboarding this A/D converter. Sockets on PC boards can be used and all logic signal wires and leads should be grouped and kept as far away as possible from the analog signal leads. Exposed leads to the analog inputs can cause undesired digital noise and hum pickup, therefore shielded leads may be necessary in many applications.

A single point analog ground that is separate from the logic ground points should be used. The power supply bypass capacitor and the self-clocking capacitor (if used) should both be returned to digital ground. Any $V_{\text{REF}}/2$ bypass capacitors, analog input filter capacitors, or input signal shielding should be returned to the analog ground point. A test for proper grounding is to measure the zero error of the A/D converter. Zero errors in excess of 1/4 LSB can usually be traced to improper board layout and wiring (see section 2.5.1 for measuring the zero error).


3.0 TESTING THE A/D CONVERTER

There are many degrees of complexity associated with testing an A/D converter. One of the simplest tests is to apply a known analog input voltage to the converter and use LEDs to display the resulting digital output code as shown in *Figure 7*.

For ease of testing, the V_{REF}/2 (pin 9) should be supplied with 2.560 V_{DC} and a V_{CC} supply voltage of 5.12 V_{DC} should be used. This provides an LSB value of 20 mV.

If a full-scale adjustment is to be made, an analog input voltage of 5.090 V_{DC} (5.120–1½ LSB) should be applied to the $V_{IN}(+)$ pin with the $V_{IN}(-)$ pin grounded. The value of the $V_{REF}/2$ input voltage should then be adjusted until the digital output code is just changing from 1111 1110 to 1111 1111. This value of $V_{REF}/2$ should then be used for all the tests.

The digital output LED display can be decoded by dividing the 8 bits into 2 hex characters, the 4 most significant (MS) and the 4 least significant (LS). Table I shows the fractional binary equivalent of these two 4-bit groups. By adding the voltages obtained from the "VMS" and "VLS" columns in Table I, the nominal value of the digital display (when



 $V_{REF}/2=2.560V)$ can be determined. For example, for an output LED display of 1011 0110 or B6 (in hex), the voltage values from the table are 3.520 \pm 0.120 or 3.640 V_{DC} . These voltage values represent the center-values of a perfect A/D converter. The effects of quantization error have to be accounted for in the interpretation of the test results.

For a higher speed test system, or to obtain plotted data, a digital-to-analog converter is needed for the test set-up. An accurate 10-bit DAC can serve as the precision voltage source for the A/D. Errors of the A/D under test can be expressed as either analog voltages or differences in 2 digital words.

A basic A/D tester that uses a DAC and provides the error as an analog output voltage is shown in *Figure 8*. The 2 op amps can be eliminated if a lab DVM with a numerical subtraction feature is available to read the difference voltage, "A-C", directly. The analog input voltage can be supplied by a low frequency ramp generator and an X-Y plotter can be used to provide analog error (Y axis) versus analog input (X axis).


For operation with a microprocessor or a computer-based test system, it is more convenient to present the errors digitally. This can be done with the circuit of *Figure 9*, where the output code transitions can be detected as the 10-bit DAC is incremented. This provides $\frac{1}{4}$ LSB steps for the 8-bit A/D under test. If the results of this test are automatically plotted with the analog input on the X axis and the error (in LSB's) as the Y axis, a useful transfer function of the A/D under test results. For acceptance testing, the plot is not necessary and the testing speed can be increased by establishing internal limits on the allowed error for each code.


4.0 MICROPROCESSOR INTERFACING

To dicuss the interface with 8080A and 6800 microprocessors, a common sample subroutine structure is used. The microprocessor starts the A/D, reads and stores the results of 16 successive conversions, then returns to the user's program. The 16 data bytes are stored in 16 successive memory locations. All Data and Addresses will be given in hexadecimal form. Software and hardware details are provided separately for each type of microprocessor.

4.1 Interfacing 8080 Microprocessor Derivatives (8048, 8085)

This converter has been designed to directly interface with derivatives of the 8080 microprocessor. The A/D can be mapped into memory space (using standard memory address decoding for CS and the MEMR and MEMW strobes) or it can be controlled as an I/O device by using the $\overline{I/O R}$ and $\overline{I/O W}$ strobes and decoding the address bits A0 \rightarrow A7 (or address bits A8 \rightarrow A15 as they will contain the same 8-bit address information) to obtain the \overline{CS} input. Using the I/O space provides 256 additional addresses and may allow a simpler 8-bit address decoder but the data can only be input to the accumulator. To make use of the additional memory reference instructions, the A/D should be mapped into memory space. An example of an A/D in I/O space is shown in *Figure 10*.





The standard control bus signals of the 8080 $\overline{\text{CS}}$, $\overline{\text{RD}}$ and $\overline{\text{WR}}$) can be directly wired to the digital control inputs of the A/D and the bus timing requirements are met to allow both starting the converter and outputting the data onto the data bus. A bus driver should be used for larger microprocessor systems where the data bus leaves the PC board and/or must drive capacitive loads larger than 100 pF.


4.1.1 Sample 8080A CPU Interfacing Circuitry and Program

The following sample program and associated hardware shown in *Figure 10* may be used to input data from the converter to the INS8080A CPU chip set (comprised of the INS8080A microprocessor, the INS8228 system controller and the INS8224 clock generator). For simplicity, the A/D is controlled as an I/O device, specifically an 8-bit bi-directional port located at an arbitrarily chosen port address, E0. The TRI-STATE output capability of the A/D eliminates the need for a peripheral interface device, however address decoding is still required to generate the appropriate \overline{CS} for the converter.

It is important to note that in systems where the A/D converter is 1-of-8 or less I/O mapped devices, no address decoding circuitry is necessary. Each of the 8 address bits (A0 to A7) can be directly used as $\overline{\rm CS}$ inputs—one for each I/O device.

4.1.2 INS8048 Interface

The INS8048 interface technique with the ADC0801 series (see *Figure 11*) is simpler than the 8080A CPU interface. There are 24 I/O lines and three test input lines in the 8048. With these extra I/O lines available, one of the I/O lines (bit 0 of port 1) is used as the chip select signal to the A/D, thus eliminating the use of an external address decoder. Bus control signals \overline{RD} , \overline{WR} and \overline{INT} of the 8048 are tied directly to the A/D. The 16 converted data words are stored at onchip RAM locations from 20 to 2F (Hex). The \overline{RD} and \overline{WR} signals are generated by reading from and writing into a dummy address, respectively. A sample interface program is shown below.



4.2 Interfacing the Z-80

The Z-80 control bus is slightly different from that of the 8080. General $\overline{\text{RD}}$ and $\overline{\text{WR}}$ strobes are provided and separate memory request, $\overline{\text{MREQ}}$, and I/O request, $\overline{\text{IORQ}}$, signals are used which have to be combined with the generalized strobes to provide the equivalent 8080 signals. An advantage of operating the A/D in I/O space with the Z-80 is that the CPU will automatically insert one wait state (the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ strobes are extended one clock period) to allow more time for the I/O devices to respond. Logic to map the A/D in I/O space is shown in *Figure 13*.




FIGURE 13. Mapping the A/D as an I/O Device for Use with the Z-80 CPU

Additional I/O advantages exist as software DMA routines are available and use can be made of the output data transfer which exists on the upper 8 address lines (A8 to A15) during I/O input instructions. For example, MUX channel selection for the A/D can be accomplished with this operating mode.

4.3 Interfacing 6800 Microprocessor Derivatives (6502, etc.)

The control bus for the 6800 microprocessor derivatives does not use the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ strobe signals. Instead it employs a single $R/\overline{\text{W}}$ line and additional timing, if needed, can be derived fom the $\phi 2$ clock. All I/O devices are memory mapped in the 6800 system, and a special signal, VMA, indicates that the current address is valid. *Figure 14* shows an interface schematic where the A/D is memory mapped in the 6800 system. For simplicity, the $\overline{\text{CS}}$ decoding is shown using $\frac{1}{2}$ DM8092. Note that in many 6800 systems, an al-

ready decoded $\overline{4/5}$ line is brought out to the common bus at pin 21. This can be tied directly to the \overline{CS} pin of the A/D, provided that no other devices are addressed at HX ADDR: 4XXX or 5XXX.

The following subroutine performs essentially the same function as in the case of the 8080A interface and it can be called from anywhere in the user's program.

In *Figure 15* the ADC0801 series is interfaced to the M6800 microprocessor through (the arbitrarily chosen) Port B of the MC6820 or MC6821 Peripheral Interface Adapter, (PIA). Here the \overline{CS} pin of the A/D is grounded since the PIA is already memory mapped in the M6800 system and no \overline{CS} decoding is necessary. Also notice that the A/D output data lines are connected to the microprocessor bus under program control through the PIA and therefore the A/D \overline{RD} pin can be grounded.


A sample interface program equivalent to the previous one is shown below *Figure 15*. The PIA Data and Control Registers of Port B are located at HEX addresses 8006 and 8007, respectively.

5.0 GENERAL APPLICATIONS

The following applications show some interesting uses for the A/D. The fact that one particular microprocessor is used is not meant to be restrictive. Each of these application circuits would have its counterpart using any microprocessor that is desired.

5.1 Multiple ADC0801 Series to MC6800 CPU Interface

To transfer analog data from several channels to a single microprocessor system, a multiple converter scheme presents several advantages over the conventional multiplexer single-converter approach. With the ADC0801 series, the differential inputs allow individual span adjustment for each channel. Furthermore, all analog input channels are sensed simultaneously, which essentially divides the microprocessor's total system servicing time by the number of channels, since all conversions occur simultaneously. This scheme is shown in *Figure 16*.



Functiona	l Descriptio)N (Continued)			
	SAMPLE	PROGRAM FOR	GURE 14 AD	C0801-MC6800 C	PU INTERFACE
0010	DF 36	DATAIN	STX	TEMP2	; Save contents of X
0012	CE 00 2C		LDX	#\$002C	; Upon IRQ low CPU
0015	FF FF F8		STX	\$FFF8	; jumps to 002C
0018	B7 50 00		STAA	\$5000	; Start ADC0801
001B	OE		CLI		
0010	3E	CONVRT	WAI		;Wait for interrupt
001D	DE 34		LDX	TEMP1	
001F	8C 02 0F		CPX	#\$020F	; Is final data stored?
0022	27 14		BEQ	ENDP	
0024	B7 50 00		STAA	\$5000	;Restarts ADC0801
0027	08		INX		
0028	DF 34		STX	TEMP1	
002A	20 F0		BRA	CONVRT	
0020	DE 34	INTRPT	LDX	TEMP1	
002E	B6 50 00		LDAA	\$5000	;Read data
0031	A7 00		STAA	Х	;Store it at X
0033	3B		RTI		
0034	02 00	TEMP1	FDB	\$0200	; Starting address for
					;data storage
0036	00 00	TEMP2	FDB	\$0000	
0038	CE 02 00	ENDP	LDX	#\$0200	;Reinitialize TEMP1
003B	DF 34		STX	TEMP1	
003D	DE 36		LDX	TEMP2	


003F

39

;Return from subroutine ;To user's program

Note 1: In order for the microprocessor to service subroutines and interrupts, the stack pointer must be dimensioned in the user's program.

RTS



SAMPLE PROGRAM FOR FIGURE 15 ADC0801-MC6820 PIA INTERFACE

	SAMPLE		FIGURE 15 A		
0010	CE 00 38	DATAIN	LDX	#\$0038	; Upon IRQ low CPU
0013	FF FF F8		STX	\$FFF8	; jumps to 0038
0016	B6 80 06		LDAA	PIAORB	; Clear possible IRQ flags
0019	4F		CLRA		
001A	B7 80 07		STAA	PIACRB	
001D	B7 80 06		STAA	PIAORB	; Set Port B as input
0020	OE		CLI		
0021	C6 34		LDAB	#\$34	
0023	86 3D		LDAA	#\$3D	
0025	F7 80 07	CONVRT	STAB	PIACRB	; Starts ADC0801
0028	B7 80 07		STAA	PIACRB	
002B	3E		WAI		;Wait for interrupt
0020	DE 40		LDX	TEMP1	
002E	8C 02 0F		CPX	#\$020F	; Is final data stored?
0031	27 OF		BEQ	ENDP	
0033	08		INX		
0034	DF 40		STX	TEMP1	
0036	20 ED		BRA	CONVRT	
0038	DE 40	INTRPT	LDX	TEMP1	
003A	B6 80 06		LDAA	PIAORB	;Read data in
003D	A7 00		STAA	Х	;Store it at X
003F	3B		RTI		
0040	02 00	TEMP1	FDB	\$0200	; Starting address for
					; data storage
0042	CE 02 00	ENDP	LDX	#\$0200	;Reinitialize TEMP1
0045	DF 40		STX	TEMP1	
0047	39		RTS		;Return from subroutine
		PIAORB	EQU	\$8006	;Touser's program
		PIACRB	EQU	\$8007	

The following schematic and sample subroutine (DATA IN) may be used to interface (up to) 8 ADC0801's directly to the MC6800 CPU. This scheme can easily be extended to allow the interface of more converters. In this configuration the converters are (arbitrarily) located at HEX address 5000 in the MC6800 memory space. To save components, the clock signal is derived from just one RC pair on the first converter. This output drives the other A/Ds.


All the converters are started simultaneously with a STORE instruction at HEX address 5000. Note that any other HEX address of the form 5XXX will be decoded by the circuit, pulling all the CS inputs low. This can easily be avoided by using a more definitive address decoding scheme. All the interrupts are ORed together to insure that all A/Ds have completed their conversion before the microprocessor is interrupted.

The subroutine, DATA IN, may be called from anywhere in the user's program. Once called, this routine initializes the

CPU, starts all the converters simultaneously and waits for the interrupt signal. Upon receiving the interrupt, it reads the converters (from HEX addresses 5000 through 5007) and stores the data successively at (arbitrarily chosen) HEX addresses 0200 to 0207, before returning to the user's program. All CPU registers then recover the original data they had before servicing DATA IN.

5.2 Auto-Zeroed Differential Transducer Amplifier and A/D Converter

The differential inputs of the ADC0801 series eliminate the need to perform a differential to single ended conversion for a differential transducer. Thus, one op amp can be eliminated since the differential to single ended conversion is provided by the differential input of the ADC0801 series. In general, a transducer preamp is required to take advantage of the full A/D converter input dynamic range.



ctional D	escription	(Continued)			
SAMPI	E PROGRAM FO	DR FIGURE 1	6 INTERF	CING MULTI	PLE A/Ds IN AN MC6800 SYSTEM
ADDRESS	HEX CODE	M	NEMONICS		COMMENTS
0033	A7 00		STAA	Х	; Store data at X
0035	8C 02 07		CPX	#\$0207	;Have all A/D's been read?
0038	27 05		BEQ	RETURN	;Yes:branch to RETURN
003A	08		INX		; No: increment X by one
003B	DF 42		STX	INDEX2	; $X \rightarrow INDEX2$
003D	20 EB		BRA	INTRPT	;Branch to 002A
003F	3B	RETURN	RTI		
0040	50 00	INDEX1	FDB	\$5000	; Starting address for A/D
0042	02 00	INDEX2	FDB	\$0200	; Starting address for data storage
0044	00 00	TEMP	FDB	\$0000	
	SAMPI ADDRESS 0033 0035 0038 0038 0038 0038 0039 0037 0040 0042	SAMPLE PROGRAM FC ADDRESS HEX CODE 0033 A7 00 0035 8C 02 07 0038 27 05 0038 DF 42 0030 20 EB 0037 3B 0040 50 00 0042 02 00	ADDRESS HEX CODE MI 0033 A7 00 0035 8C 02 07 0038 27 05 003A 08 0035 DF 42 003D 003F 0037 3B RETURN 0040 50 00 INDEX1 0042 02 00 INDEX2	SAMPLE PROGRAM FOR FIGURE 16 INTERFA ADDRESS HEX CODE MNEMONICS 0033 A7 00 STAA 0035 8C 02 07 CPX 0038 27 05 BEQ 0038 DF 42 STX 0030 20 EB BRA 0037 3B RETURN RTI 0040 50 00 INDEX1 FDB 0042 02 00 INDEX2 FDB	SAMPLE PROGRAM FOR FIGURE 16 INTERFACING MULTI ADDRESS HEX CODE MNEMONICS 0033 A7 00 STAA X 0035 8C 02 07 CPX #\$0207 0038 27 05 BEQ RETURN 0038 DF 42 STX INDEX2 0030 20 EB BRA INTRPT 0040 50 00 INDEX1 FDB \$5000 0042 02 00 INDEX2 FDB \$0200

Note 1: In order for the microprocessor to service subroutines and interrupts, the stack pointer must be dimensioned in the user's program.

For amplification of DC input signals, a major system error is the input offset voltage of the amplifiers used for the preamp. *Figure 17* is a gain of 100 differential preamp whose offset voltage errors will be cancelled by a zeroing subroutine which is performed by the INS8080A microprocessor system. The total allowable input offset voltage error for this preamp is only 50 μ V for 1/4 LSB error. This would obviously require very precise amplifiers. The expression for the differential output voltage of the preamp is:


$$V_{O} = [V_{IN}(+) - V_{IN}(-)] \left[1 + \frac{2R2}{R1} \right] +$$

$$\underbrace{V_{OS_2} - V_{OS_1} - V_{OS_3} \pm I_XR_X}_{DC \text{ ERROR TERM}} \left(1 + \frac{2R2}{R1} \right)$$

where I_X is the current through resistor R_X. All of the offset error terms can be cancelled by making \pm I_XR_X= V_{OS1} + V_{OS3} - V_{OS2}. This is the principle of this auto-zeroing scheme.

The INS8080A uses the 3 I/O ports of an INS8255 Programable Peripheral Interface (PPI) to control the auto zeroing and input data from the ADC0801 as shown in *Figure 18*. The PPI is programmed for basic I/O operation (mode 0) with Port A being an input port and Ports B and C being output ports. Two bits of Port C are used to alternately open or close the 2 switches at the input of the preamp. Switch SW1 is closed to force the preamp's differential input to be zero during the zeroing subroutine and then opened and SW2 is then closed for conversion of the actual differential input signal. Using 2 switches in this manner eliminates concern for the ON resistance of the switches as they must conduct only the input bias current of the input amplifiers.

Output Port B is used as a successive approximation register by the 8080 and the binary scaled resistors in series with each output bit create a D/A converter. During the zeroing subroutine, the voltage at Vx increases or decreases as required to make the differential output voltage equal to zero. This is accomplished by ensuring that the voltage at the output of A1 is approximately 2.5V so that a logic "1" (5V) on any output of Port B will source current into node V_X thus raising the voltage at V_X and making the output differential more negative. Conversely, a logic "0" (0V) will pull current out of node V_{X} and decrease the voltage, causing the differential output to become more positive. For the resistor values shown, V_X can move $\,\pm\,12$ mV with a resolution of 50 μ V, which will null the offset error term to $\frac{1}{4}$ LSB of fullscale for the ADC0801. It is important that the voltage levels that drive the auto-zero resistors be constant. Also, for symmetry, a logic swing of 0V to 5V is convenient. To achieve this, a CMOS buffer is used for the logic output signals of Port B and this CMOS package is powered with a stable 5V source. Buffer amplifier A1 is necessary so that it can source or sink the D/A output current.



A flow chart for the zeroing subroutine is shown in *Figure 19*. It must be noted that the ADC0801 series will output an all zero code when it converts a negative input $[V_{IN}(-) \geq V_{IN}(+)]$. Also, a logic inversion exists as all of the I/O ports are buffered with inverting gates.

Basically, if the data read is zero, the differential output voltage is negative, so a bit in Port B is cleared to pull V_X more negative which will make the output more positive for the next conversion. If the data read is not zero, the output voltage is positive so a bit in Port B is set to make V_X more positive and the output more negative. This continues for 8 approximations and the differential output eventually converges to within 5 mV of zero.

The actual program is given in *Figure 20*. All addresses used are compatible with the BLC 80/10 microcomputer system. In particular:

Port A and the ADC0801 are at port address E4

Port B is at port address E5

Port C is at port address E6


PPI control word port is at port address E7

Program Counter automatically goes to ADDR:3C3D upon acknowledgement of an interrupt from the ADC0801


5.3 Multiple A/D Converters in a Z-80 Interrupt Driven Mode


In data acquisition systems where more than one A/D converter (or other peripheral device) will be interrupting program execution of a microprocessor, there is obviously a need for the CPU to determine which device requires servicing. *Figure 21* and the accompanying software is a method of determining which of 7 ADC0801 converters has completed a conversion (INTR asserted) and is requesting an interrupt. This circuit allows starting the A/D converters in any sequence, but will input and store valid data from the converters with a priority sequence of A/D 1 being read first, A/D 2 second, etc., through A/D 7 which would have the lowest priority for data being read. Only the converters whose INT is asserted will be read.


The key to decoding circuitry is the DM74LS373, 8-bit D type flip-flop. When the Z-80 acknowledges the interrupt, the program is vectored to a data input Z-80 subroutine. This subroutine will read a peripheral status word from the DM74LS373 which contains the logic state of the INTR outputs of all the converters. Each converter which initiates an interrupt will place a logic "0" in a unique bit position in the status word and the subroutine will determine the identity of the converter and execute a data read. An identifier word (which indicates which A/D the data came from) is stored in the next sequential memory location above the location of the data so the program can keep track of the identity of the data entered.





7 in is ir dre 2) The 80 3) A/I tial dre 4) The gra PC	lode (C ollowin s assur nstructi n interr ess of) e addre are as D data l memo ess X 3 e stack am as 1 ; onto t	ion when a rupt mode (0038, ess bus fro sumed to l and identi ory location (E00, pointer m the RST 7		ed (CPU rting ad- to the Z- sequen- osen ad- tain pro- shes the	with the follow HEX PORT / 00 01 02 03 04 05 06 07	ving port ass	n are mapped into I/O space ignments: PERIPHERAL MM74C374 8-bit flip-flop A/D 1 A/D 2 A/D 3 A/D 4 A/D 5 A/D 6 A/D 7 s as the A/D identifying word in
7 in is ir dre 2) The 80 3) A/I tial dre 4) The gra	lode (C ollowin s assur nstructi n interr ess of 2 e addre are as D data l memo ess X 3 e stack am as t	g notes ap med that th ion when a upt mode X0038. ess bus fro sumed to l and identi pry location E00. x pointer m the RST 7	ply: e CPU automatically perform valid interrupt is acknowledge 1). Hence, the subroutine star m the Z-80 and the data bus t be inverted by bus drivers. fying words will be stored in s starting at the arbitrarily cho ust be dimensioned in the m instruction automatically pus	ed (CPU rting ad- to the Z- sequen- osen ad- tain pro- shes the	with the follow HEX PORT / 00 01 02 03 04 05 06 07	ving port ass	ignments: PERIPHERAL MM74C374 8-bit flip-flop A/D 1 A/D 2 A/D 3 A/D 4 A/D 5 A/D 6 A/D 7
7 ir is ir dre 2) The 80 3) A/[tial dre 4) The	lode (C ollowin s assur nstructi n interr ess of 2 e addre are as D data l memo ess X 3 e stack	g notes ap ned that th ion when a 'upt mode K0038. ess bus fro sumed to l and identi pry location E00. < pointer m	ply: e CPU automatically perform valid interrupt is acknowledge 1). Hence, the subroutine star m the Z-80 and the data bus t be inverted by bus drivers. fying words will be stored in s starting at the arbitrarily cho- ust be dimensioned in the m	ed (CPU rting ad- to the Z- sequen- osen ad- ain pro-	with the follow HEX PORT / 00 01 02 03 04 05 06	ving port ass	ignments: PERIPHERAL MM74C374 8-bit flip-flop A/D 1 A/D 2 A/D 3 A/D 4 A/D 5 A/D 6
7 in is ir dre 2) The 80 3) A/[tial dre	lode (C ollowin s assur nstructi n interr ess of) e addre are as D data memo ess X 3	g notes ap med that th ion when a rupt mode K0038. ess bus fro sumed to l and identi ory location iE00.	ply: e CPU automatically perform valid interrupt is acknowledge 1). Hence, the subroutine star m the Z-80 and the data bus t be inverted by bus drivers. fying words will be stored in s starting at the arbitrarily cho	ed (CPU rting ad- to the Z- sequen- osen ad-	with the follow HEX PORT / 00 01 02 03 04 05	ving port ass ADDRESS	ignments: PERIPHERAL MM74C374 8-bit flip-flop A/D 1 A/D 2 A/D 3 A/D 4 A/D 5
7 in is ir dre 2) The 80 3) A/[tial	lode (C ollowin s assur nstructi n interr ess of) e addre are as D data	g notes ap med that th ion when a rupt mode K0038. ess bus fro sumed to and identi ory location	ply: e CPU automatically perform valid interrupt is acknowledge 1). Hence, the subroutine star m the Z-80 and the data bus t be inverted by bus drivers. fying words will be stored in	ed (CPU rting ad- to the Z- sequen-	with the follow HEX PORT / 00 01 02 03 03 04	ving port ass	ignments: PERIPHERAL MM74C374 8-bit flip-flop A/D 1 A/D 2 A/D 3 A/D 4
7 in is ir dre 2) The 80	lode (C ollowin s assur nstructi n interr ess of) e addre are as	ig notes ap med that th ion when a rupt mode X0038. ess bus fro isumed to l	ply: e CPU automatically perform valid interrupt is acknowledge 1). Hence, the subroutine star m the Z-80 and the data bus t be inverted by bus drivers.	ed (CPU rting ad- to the Z-	with the follow HEX PORT / 00 01 02 03	ving port ass	ignments: PERIPHERAL MM74C374 8-bit flip-flop A/D 1 A/D 2 A/D 3
7 in is ir dre 2) The	lode (C ollowin s assur nstructi n interr ess of 2 e addre	g notes ap ned that th ion when a rupt mode X0038. ess bus fro	ply: e CPU automatically perform valid interrupt is acknowledge 1). Hence, the subroutine star m the Z-80 and the data bus t	ed (CPU rting ad-	with the follow HEX PORT A 00 01 02	ving port ass	ignments: PERIPHERAL MM74C374 8-bit flip-flop A/D 1 A/D 2
7 in is ir dre	lode (C ollowin s assur nstructi n interr ess of)	g notes ap ned that th ion when a rupt mode K0038.	ply: e CPU automatically perform valid interrupt is acknowledge 1). Hence, the subroutine sta	ed (CPU rting ad-	with the follow HEX PORT A 00 01	ving port ass	ignments: PERIPHERAL MM74C374 8-bit flip-flop A/D 1
7 in is ir	l ode (C ollowin s assur nstructi n interr	g notes ap ned that th ion when a rupt mode	ply: e CPU automatically perform valid interrupt is acknowledge	ed (CPU	with the follow HEX PORT A 00	ving port ass ADDRESS	ignments: PERIPHERAL MM74C374 8-bit flip-flop
7 in	l ode (C ollowin s assur nstructi	g notes ap ned that th ion when a	ply: e CPU automatically perform valid interrupt is acknowledge	ed (CPU	with the follow	ing port ass	ignments:
	l ode (C ollowin s assur	g notes ap ned that th	ply: e CPU automatically perform		with the follow	ing port ass	ignments:
1/10/0	l ode (C ollowin	g notes ap	ply:	s a BST			
	lode (C						
The fo		Continued)					
5.3 M	lultiple	A/D Con	verters in a Z-80® Interrupt	Driven			
			FIGURE 20. Soft	ware for Aut	o-Zeroed Differen	tial A/D	
			re hexadecimal representations.				
	C48	C33D3D	JMP Normal				
	C45	C21A3D	JNZ Auto-Zero			, 11 auto	2010 SUNI OUCLINE
		78 E6FF	MOV A,B ANI FF				g=0?If not stay zero subroutine
	C41	57 79	MOV D, A			• Te P Do	- 08 If not stor
		EEFF	XRI FF			; Invert	αατα
		DBE4	INA	Read A/I)Subroutine	; Read A/	
			proper data values	-		_	
			Program for processing	8			
			•				
			•				
	D3D		•	Normal			
		D3E6	OUT C			; is now a	1 0 1
		EE03	XRI 03				d with program. Preamp
	D38	70	MOVA,H				1, close SW2 then
	D37	47	MOV B,A	Done			tput new SAR code.
	D34	C30D3D	JMP Return				sition as "l" in B
		A9	XRA C	New C		:Clearh	it in C that is in
	D2F D30	4r C3203D	MOVC,A JMP Shift B			, postti	
	D2E D2F	B0 4F	ORA B MOV C.A				in C that is in same on as "l" in B
	D2D	79 PO	MOV A, C	Set C		• Co+ 1.2+	in C that is in some
	D2A	C3333D	JMP New C	S .+ 4			
	D29	47 07777D	MOV B, A				
	D26	CA373D	JZ Done			; approx:	imation has been made
	D24	FEOO	CPI 00				ro?If yes last
	D23	1F	RAR				l" in B right one place
	D21	F600	ORI 00			;Clear c	-
	D20	78	MOV A, B	Shift B			
31	DID	CA2D3D	JZ Set C			; Test A/	D output data for zero
	D1B	C600	ADI OO				
	DIA	7A	MOVA,D	Auto-Ze	ro		
	D16 D17	C3163D	JMP Loop	тоор		, 100p un	1011 1M1 (1990) 1000
	D15 D16	FB 00	NOP	Loop		: Loon un	til INT asserted
		D3E4 FB	OUT A IE			; Start A	μ .
	D10	31AA3D	LXI SP 3DAA	Start			ion stack pointer
		D3E5	OUT B	Gt			= SAR code
	DOD	4F	MOV C,A	Return			
	DOB	3E7F	MVIA7F			;Initia	lize SAR code
	D09	0680	MVI B 80				lize SAR bit pointer
		D3E6	OUT C				Wl open SW2
31	D06	7C	MOV A,H				
	D04	2601	MVIHOL	Auto-Ze	ro Subroutine	,	
		D3E7	Out Control Port			; Program	n PPT
বা	D00	3E90	MVI 90				











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

ADC0801/ADC0802/ADC0803/ADC0804/ADC0805 8-Bit μ P Compatible A/D Converters

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.