




Quadruple
2 - input
positive
NAND gates
00




Quadruple
2 - input
positive - NOR
gates
02




Hex inverters
04




Quadruple
2 - input
positive
AND gates
08




Quadruple
2 - input positive
AND gates with
open collector
outputs
09




Triple
3 - input
positive
NAND gates
10




Triple 3 - input
positive NAND
gates with open-
collector outputs
12




Hex
Schmitt-Trigger
inverters
14




Triple 3 - input
positive AND gates
with open-collector
outputs
15




Hex inverter
buffers/drivers
with open collector
high-voltage
output
16




Hex buffers /
drivers with open -
collector high-
voltage outputs
17




Quadruple
2 - input
high-voltage
positive - NAND
gates
26




Triple
3 - input
positive - NOR
gates
27



Quadruple
2 - input
positive - NOR
buffers
28



Quadruple
2 - input
positive - OR
gates
32



Quadruple
2 - input
exclusive - OR
gates
86




Fig. 106
Piedinature di
alcuni circuiti
integrati SSI della
serie digitale 74
(tensione di
alimentazione
 $+5\text{ V} \pm 5\%$).

TAVOLA DI VERITA' 4511 – DECODER PER DISPLAY A 7 SEGMENTI

<i>BCD inputs</i>				<i>segment outputs</i>							<i>display</i>
<i>D</i>	<i>C</i>	<i>B</i>	<i>A</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>	<i>f</i>	<i>g</i>	
0	0	0	0	1	1	1	1	1	1	0	0
0	0	0	1	0	1	1	0	0	0	0	1
0	0	1	0	1	1	0	1	1	0	1	2
0	0	1	1	1	1	1	1	0	0	1	3
0	1	0	0	0	1	1	0	0	1	1	4
0	1	0	1	1	0	1	1	0	1	1	5
0	1	1	0	0	0	1	1	1	1	1	6
0	1	1	1	1	1	1	0	0	0	0	7
1	0	0	0	1	1	1	1	1	1	1	8
1	0	0	1	1	1	1	0	0	1	1	9

Per le combinazioni 1010, 1011, 1100, 1101, 1110, 1111 , le uscite del decoder valgono **0** , per cui il display è spento